In this paper, a current-mode all-pass filter employing single multi-output dual-X second-generation current conveyor, a grounded resistor and a grounded capacitor is proposed. The circuit is as good as ideal for current-mode cascading by possessing low input and high output impedances. The use of grounded passive components makes the circuit, ideal for IC implementation. The effect of non-idealities and parasitics associated with the real MO-DXCCII implementation is also considered. The theoretical results are validated through PSPICE simulation program using 0.35µm CMOS process parameters.
INTRODUCTION
First order all-pass filter (APF), also called as a phase shifter is a simple and useful analog building block for many analog signal processing applications. The few important applications of interest are in delay equalization, in communication and instrumentation system, etc. [1] [2] [3] . Recently, the design of first order current-mode all-pass filter (CMAPF) is focused on the use of minimal number of components i.e. one active element and two passive components (minimum for first order active RC realization).
Numerous first order current-mode APFs employing different types of current-mode active elements such as second generation current conveyor (CCII) [5-6, 8-9, 11, 15-16, 18, 20, 27] , four terminal floating nullor (FTFN) [7] , third generation current conveyor (CCIII) [12, 17] , Current operational amplifier (COA) [13] , differential voltage current conveyor (DVCC) [14] , current differencing buffered amplifier (CDBA) [10] , dual-X second-generation current conveyor (DXCCII) [4, 19, 26] are available in the literature. Some of the current-mode all-pass filter circuits do enjoy the feature(s) of grounded components, minimum components, single active element, low-input and high-output impedances.
In this paper a novel first order current-mode all-pass filter is presented. The proposed circuit employs single active element and two grounded passive components. It also possesses lowinput and high-output impedance feature with no element matching restriction. The proposed circuit is based on multioutput dual-X second-generation current conveyor (MO-DXCCII) [21] . It is a useful and versatile current-mode active element for analog signal processing applications [22] [23] [24] [28] [29] . The proposed circuit is validated through PSPICE simulation using TSMC 0.35µm CMOS process parameters.
CIRCUIT DESCRIPTION
A MO-DXCCII is characterized by the following port relationship: 
The frequency dependent phase response (Φ) of the proposed circuit is given as
It is evident from equation (3) that the circuit of Fig. 2 realizes first order all-pass filter with only single active element and two grounded passive components without any matching constraints. The proposed circuit possesses low input and high output impedance, since the input current is applied to the Xterminal and the output current is taken from the Z terminal, which makes it suitable for cascading without the need of additional circuit of current buffer. 
Fig 2: Current-mode all-pass filter
It is worth mentioning that by interchanging the resistor and the capacitor in the Fig. 2 an additional all-pass filter circuit can be obtained. However the circuit would employ a grounded capacitor at the X terminal of MO-DXCCII, which does pose a high frequency limitation. It is a well known fact that the use of capacitor at the X terminal of the current conveyor circuit would pose a high frequency limitation [25] .
NON-IDEAL ANALYSIS
Considering the non-idealities of the MO-DXCCII into account, the port relationships of the terminal voltages and currents can be written as 
Here, α 1 and α 2 are the current transfer gains (deviate from unity by the current tracking errors) from X+ terminal to Z1+ and Z2+ terminals respectively, α 3 and α 4 are the current transfer gains from X-terminal to Z1-and Z2-terminals, respectively, and β 1 and β 2 are the voltage transfer gains (deviate from unity by the voltage tracking errors) from Y input terminal to X+ and X-terminals, respectively. However, these transfer gains remain close to unity upto a very high frequency range (i.e. in GHz); the actual value depends upon the technology and the devices used in implementing the active element [25] .
Taking the tracking errors of the non-ideal MO-DXCCII into account, the proposed circuit is reanalyzed and the modified transfer function is found to be as From equations (5), it is to be noted that the non-idealities do affect the filter gain and the pole frequency. The active and passive sensitivities of the proposed circuit with respect to pole frequency (ω o ) and gain (H) are as follows 1 3 1  2  4  2  1 2 1 2  3  4 , , ,
Equation (6) shows that the sensitivities are within or equal to unity in magnitude, thus ensuring good active and passive sensitivity performance.
PARASITIC EFFECTS
Next study is carried out on the effects of various parasitics of the MO-DXCCII employed in the proposed circuit. These are the Y and Z terminals parasitic capacitances and the Xterminal resistance. For the circuit of Fig. 2 , the Y and Z1-terminal capacitances (C Y and C Z1-) appear in shunt with external C and the X+ terminal resistance (R X+ ) appears in series with external R, thus the modified transfer function is
From equation (7), it is to be further observed that most of the parasitic capacitances and resistances get merged with the external capacitor and resistor. Such a merger will cause a slight offset in circuit parameters, which can be corrected by pre-distorting the passive element values used in the circuit.
SIMULATION RESULTS
The proposed circuit in Fig. 2 was simulated using the PSPICE simulation program with CMOS implementation of MO-DXCCII [21] using TSMC 0.35 µm process parameters as listed in Table 1 . The supply voltages used were ± 1.8 V and V BB = -0.5 V and the aspect ratios of NMOS and PMOS transistors are listed in Table 2 . The proposed circuit was designed for a theoretical pole frequency of 1.59 MHz. The designed values used were C = 100pF and R = 1 KΩ. The phase and gain plots are shown in Fig. 3 , which shows a pole frequency of 1.57 MHz, which is close to the designed value. The phase is found to be vary from 180 0 to 0 0 . shift to a sinusoidal signal of pole frequency. The input and 90 0 phase shifted output waveforms are shown in Fig. 4 , which verify the circuit as a phase shifter. In addition, the Fourier spectrums of the input and output currents, showing high selectivity for the applied input current are shown in Fig.  5 . The total harmonic distortion (THD) variation with respect to the amplitude of the applied sinusoidal input current at 1.59 MHz is shown in Fig. 6 . It can be seen that the THD value of the filter remains below 3% for the input current up to 1mA (peak to peak). Simulation results are quite agreed with the theoretical results. 
CONCLUSION
This paper presented a first order current-mode all-pass filter suitable for cascading, employing minimum number of active and passive components (one MO-DXCCII, one grounded resistor and one grounded capacitor). The circuit enjoys low input and high output impedance feature, which is a desirable feature for the current mode cascading. Beside this, the circuit employs grounded passive components, which are suited for IC implementation. The proposed circuit requires no matching constraints, possesses low active and passive sensitivities. The proposed circuit is validated by attractive simulation results. 
